标题:A Tile-Based EGPU with a Fused Universal Processing Engine and Graphics Coprocessor Cluster
作者:Wang, Yang; Zhou, Li; Sun, Tao; Chen, Yanhu; Wang, Lei; Sun, Shaotao
作者机构:[Wang, Yang; Zhou, Li; Chen, Yanhu] Shandong Univ, Sch Informat Sci & Engn, 27 South Shanda Rd, Jinan 250100, Peoples R China.; [Sun, Tao; Wang, Lei 更多
通讯作者:Zhou, Li
通讯作者地址:[Zhou, L]Shandong Univ, Sch Informat Sci & Engn, 27 South Shanda Rd, Jinan 250100, Peoples R China.
来源:JOURNAL OF SENSORS
出版年:2016
卷:2016
DOI:10.1155/2016/7281031
摘要:As various applied sensors have been integrated into embedded devices, the Embedded Graphics Processing Unit (EGPU) has assumed more processing tasks, which requires an EGPU with higher performance. A tile-based EGPU is proposed that can be used in both general-purpose computing and 3D graphics rendering. With fused, scalable, and hierarchical parallelism architecture, the EGPU has the ability to address nearly 100 million vertices or fragments and achieves 1 GFLOPS per second at a clock frequency of 200 MHz. A fused and scalable architecture, constituted by Universal Processing Engine (UPE) and Graphics Coprocessor Cluster (GCC), ensures that the EGPU can adapt to various graphic processing scenes and situations, achieving more efficient rendering. Moreover, hierarchical parallelism is implemented via the UPE. Additionally, tiling brings a significant reduction in both system memory bandwidth and power consumption. A 0.18 mu m technology library is used for timing and power analysis. The area of the proposed EGPU is 6.5 mm * 6.5 mm, and its power consumption is approximately 349.318 mW. Experimental results demonstrate that the proposed EGPU can be used in a System on Chip (SoC) configuration connected to sensors to accelerate its processing and create a proper balance between performance and cost.
收录类别:EI;SCOPUS;SCIE
资源类型:期刊论文
原文链接:https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949266541&doi=10.1155%2f2016%2f7281031&partnerID=40&md5=84be6fb980476cd8330101b2fb213ee0
TOP